

Technical Report

Department of Computer Science
and Engineering
University of Minnesota
4-192 EECS Building
200 Union Street SE
Minneapolis, MN 55455-0159 USA

TR 06-001

Architecture Aware Partitioning Algorithms

Irene Moultsas and George Karypis

January 19, 2006

Report Documentation Page			Form Approved OMB No. 0704-0188					
<p>Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.</p>								
1. REPORT DATE 19 JAN 2006	2. REPORT TYPE	3. DATES COVERED 00-00-2006 to 00-00-2006						
4. TITLE AND SUBTITLE Architecture Aware Partitioning Algorithms			5a. CONTRACT NUMBER					
			5b. GRANT NUMBER					
			5c. PROGRAM ELEMENT NUMBER					
6. AUTHOR(S)			5d. PROJECT NUMBER					
			5e. TASK NUMBER					
			5f. WORK UNIT NUMBER					
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) University of Minnesota, Department of Computer Science and Engineering, 200 Union Street SE, Minneapolis, MN, 55455-0159			8. PERFORMING ORGANIZATION REPORT NUMBER					
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)			10. SPONSOR/MONITOR'S ACRONYM(S)					
			11. SPONSOR/MONITOR'S REPORT NUMBER(S)					
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release; distribution unlimited								
13. SUPPLEMENTARY NOTES The original document contains color images.								
14. ABSTRACT see report								
15. SUBJECT TERMS								
16. SECURITY CLASSIFICATION OF: <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33.33%; padding: 2px;">a. REPORT unclassified</td> <td style="width: 33.33%; padding: 2px;">b. ABSTRACT unclassified</td> <td style="width: 33.33%; padding: 2px;">c. THIS PAGE unclassified</td> </tr> </table>			a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified	17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES 22	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified						

Architecture Aware Partitioning Algorithms *

Irene Moultsas and George Karypis

University of Minnesota, Department of Computer Science and Engineering
and Digital Technology Center and Army HPC Research Center
Minneapolis, MN 55455

{moulitsa, karypis}@cs.umn.edu

Abstract

Existing partitioning algorithms provide limited support for load balancing simulations that are performed on heterogeneous parallel computing platforms. On such architectures, effective load balancing can only be achieved if the graph is distributed so that it properly takes into account the available resources (CPU speed, network bandwidth). With heterogeneous technologies becoming more popular, the need for suitable graph partitioning algorithms is critical. We developed such algorithms that can address the partitioning requirements of scientific computations, and can correctly model the architectural characteristics of emerging hardware platforms.

Keywords: graph partitioning, parallel algorithms, heterogeneous architectures, the Grid

*This work was supported in part by NSF EIA-9986042, ACI-0133464, ACI-0312828, and IIS-0431135; the Digital Technology Center at the University of Minnesota; and by the Army High Performance Computing Research Center (AHPCRC) under the auspices of the Department of the Army, Army Research Laboratory (ARL) under Cooperative Agreement number DAAD19-01-2-0014. The content of which does not necessarily reflect the position or the policy of the government, and no official endorsement should be inferred. Access to research and computing facilities was provided by the Digital Technology Center and the Minnesota Supercomputing Institute. Related papers are available via WWW at URL: <http://www.cs.umn.edu/~karypis>.

1 Introduction

Graph partitioning is a vital pre-processing step for many large-scale applications that are solved on parallel computing platforms. Over the years the graph partitioning problem has received a lot of attention [3, 12, 5, 1, 2, 7, 10, 11, 14, 15, 18, 19, 23, 20]. Despite the success of the existing algorithms, recent advances in science and technology demand that new issues be addressed in order for the partitioning algorithms to be effective.

The Grid infrastructure [9, 4] seems to be a promising viable solution for satisfying the ever increasing need for computational power at an affordable cost. Metacomputing environments combine hosts from multiple administrative domains via transnational and world-wide networks into a single computational resource. Even though message passing is supported, with some implementation of MPI [8], there is no support for computational data partitioning and load balancing. Even on a smaller scale, clusters of PCs have become a popular alternative for running distributed applications. The cost effectiveness of adding new, and more powerful nodes to an existing cluster, and therefore increasing the cluster potential, is an appealing solution to a lot of institutions and researchers. We can clearly see that upcoming technologies have introduced a totally new class of architectural systems that are very heterogeneous in terms of computational power and network connectivity.

Most of the graph partitioning algorithms mentioned above compute a data partitioning that is suitable for homogeneous environments only. Recently there has been some work on partitioning for heterogeneous architectures, namely PaGrid [16, 24], JOSTLE [22], MiniMax [21], and DRUM [6]. In [16] the multilevel paradigm is implemented, and a quadratic assignment problem is solved for the initial partitioning, followed by a refinement that aims at reducing the communication cost or the execution time of the application. Following a different direction, in [24] the initial partitioning is done arbitrarily, followed by a refinement that aims at reducing the sum of the execution times, over all the processors. JOSTLE does not take into account computational heterogeneity. It solves a quadratic assignment problem for the initial partitioning and minimizes some function of the *total* communication cost, without balancing communication costs between individual partitions though. MiniMax uses the multilevel approach, trying to minimize the execution time of the application. To account for communication, a modified function of the traditional edgecut metric is used. For the initial partitioning a graph growing algorithm is used. Finally, DRUM monitors the hardware resources and encapsulates all the information about a processor in a single scalar form. This scalar can be given as input to any of the traditional graph partitioning algorithms to guide load balancing.

In the context of the widely used **METIS** [17] library we have developed graph partitioning algorithms for partitioning meshes/graphs onto heterogeneous architectures. Our algorithms allow full heterogeneity in both the computational and the communication resources. Unlike all the algorithms described in the previous paragraph, we do not use the notion of edgecut when estimating our communication. Instead, we use a more accurate model to describe the communication volume. We also avoid solving the expensive and unscalable quadratic assignment problem, and we do not enforce a dense processor-to-processor communication.

The remainder of this paper is organized as follows. Section 2.1 discusses the modeling of the computational/workload graph. In Section 2.2 we describe the heterogeneous architecture system model. In Section 3 we describe our proposed algorithms. Section 4 presents a set of experimental results and comparisons. Finally Section 5 provides some concluding remarks.

2 Problem Modeling

The majority of multilevel graph partitioning problem formulations have primarily focused on edgecut based models and have tried to optimize edgecut based objectives. However, it is important to note that the edgecut metric is only an approximation of the total communication volume incurred by parallel processing [13]. This is because the actual communication volume may be lower than the edgecut. For example consider the case where two or more edges of a single vertex are connected to different vertices of another subdomain. In this case, the data associated with that vertex actually will be sent only once during the parallel application. However, with the edgecut model, this is not captured and all the edges account as multiple communication messages. In this case the correct measure of communication volume is the number of boundary vertices. However, this measure is harder to optimize than edgecut [13].

2.1 Computational Graph Modeling

The graph partitioning problem can be defined as follows: Given a graph $G = (V, E)$, where V is the set of vertices, $n = |V|$ is the number of vertices, and E is the set of edges in the graph, partition the vertices to p sets V_1, \dots, V_p such that $V_i \cap V_j = \emptyset$ for $i \neq j$ and $\cup V_i = V$, for $i, j = 1, \dots, p$. This is called a p -way partitioning and is denoted by P . Every one of the subsets V_i , of the vertices of G , is called a partition or subdomain. P is represented by a partition vector of length n , such that for every vertex $v \in V$, $P[v]$ is an integer between 1 and p , indicating the partition which a vertex v belongs to.

The graph G is a weighted graph if every vertex v has two associated weights: $w(v)$ and $c(v)$. If no specific weights are provided, we can assume that all vertices, have uniform weights. Similarly to the traditional problem, the first vertex weight w is assigned depending on the amount of work/computations performed by a vertex. The second set of weights c is assigned to reflect the amount of data that needs to be sent between processors due to each vertex, i.e., communication. The **Volume** of a partitioning is the total communication volume required by the partition.

For example, look at the two different partitionings presented in Figure 1 (a) and (b). Let's assume vertex u and vertices u_1, u_2, u_3, u_4 are assigned to partition P_0 , while vertices v_1, v_2, v_3, v_4 are assigned to partition P_1 . For simplicity we have noted the communication weights of every vertex in the square brackets in the figure. So, we assume that $c(u) = c(u_1) = \dots = c(u_4) = c(v_1) = \dots = c(v_4) = 1$. If the edgecut model were to be used, then each one of the cut edges would have an edge weight of 2, as each one of the incident vertices to the edge has communication size of 1. Both of the presented partitionings, in Figure 1(a) and Figure 1(b), would incur an edgecut of 8. However, in Figure 1(a) the actual communication volume is only 5. Indeed processor P_0 will need to send a message of size 1 to P_1 , and processor 1 will need to send four




Figure 1: Comparison between the edgecut and volume models.

messages of size 1 to P_0 . An estimate of the edgecut cannot distinguish between these two possible scenarios. On the other hand if the volume model is used, we will have an accurate estimate of the actual communication for both cases.

2.2 Architecture Graph Modeling

Partitioning for a heterogeneous environment requires modeling the underlying computational architecture. The computational environment is modeled through a weighted undirected graph $A = (P, L)$, that we call the *Architecture Graph*. P is the set of graph vertices, and they correspond to the processors in the system, $P = \{p_1, \dots, p_p\}$, $p = |P|$. L is the set of edges in the graph, and they represent communication links between processors. The weights $w^*(\cdot)$ associated with the architecture graph vertices represent the processing cost per unit of computation. Each communication link $l(p_i, p_j)$ is associated with a graph edge weight $e^*(p_i, p_j)$ that represents the communication cost per unit of communication between processors p_i and p_j .

If two processors are not "directly" connected, and the communication cost incurred between them needs to be computed, we can just sum the weights of the shortest path between them. For the algorithm presented in [22] it is shown that this *linear path length* (LPL) does not perform as well as the *quadratic path length* (QPL). Quadratic path length is the length where the squares of the individual path lengths are added up. The insight is that the LPL does not sufficiently penalize for cut edges across heavier links, i.e., links that suffer from slower communication capabilities.




Figure 2: 1D Array Processor Graph: Arch32_1.

In this section we present some typical architecture graphs that will also be used later for the evaluation of our algorithms. Figure 2 presents a one dimensional array. Even though such machines are not common in practice, the concept can be very useful with regards to machines that incur a high communication latency. Figure 3 is a two dimensional array. Figure 4 presents an 8-




Figure 3: 2D Array Processor Graph: Arch32_2.

node, 32–processor cluster. Each node has four tightly connected processors, and a fast interconnection network among its 4 processors. Communication between different nodes is slower, and we therefore use thicker lines to connect the nodes in the figure. Figure 5 shows a metacomputer that is made up from two supercomputers that each has 16 processors. Again the communication within the two compute nodes is faster than the one across the nodes. Finally, Figure 6 shows a typical grid architecture. The top and bottom part may each be physically located in the same geographical location and each is a metacomputer. These two metacomputers can then be combined to form a new metacomputer. The interconnection network between the two parts is slower than the one that is local for each one.

For our model we assume that communication in either direction across a given link is the same, therefore $e^*(p_i, p_j) = e^*(p_j, p_i)$, for $i, j = 1, \dots, p$. We also assume that $e^*(p_i, p_i) = 0$, as the cost for any given processor to retrieve information from itself is incorporated in its computational cost $w^*(p_i)$.

For the case of the processor graph in Figure 7, that is a 1D array of 5 processors, if we assume that between neighboring processors the link weight is 1, then the communication cost, for a fully connected architecture graph will be:

$$\begin{pmatrix} 0 & 1 & 2 & 3 & 4 \\ 1 & 0 & 1 & 2 & 3 \\ 2 & 1 & 0 & 1 & 2 \\ 3 & 2 & 1 & 0 & 1 \\ 4 & 3 & 2 & 1 & 0 \end{pmatrix}$$




Figure 4: Cluster of 8 compute nodes: Arch32_3.

Although the existing heterogeneous partitioning algorithms assume a complete weighted architecture graph, just as the one presented above for the 1D array, we find that this approach is not scalable and therefore avoid it. We provide more details in Section 3.

2.3 Metrics Definition

Given the proposed models for the computational graph and the architecture graph, we now define several metrics that will be used in our partitioning algorithms.

2.3.1 Computational Cost

The first metric is the **Computational Cost**, i.e. the cost a processor p_i will incur for processing a vertex v assigned to it by a given partitioning. This is given by

$$\text{CompCost}_{p_i}^v = w^*(p_i) \times w(v).$$

To find the total time processor p_i will need to perform computations, over all its assigned portion of vertices V_i of the computational graph:

$$\text{CompCost}_{p_i}^{V_i} = w^*(p_i) \times \sum_{v \in V_i} w(v)$$

Again, the computational cost reflects the time needed by a certain processor to process the vertices assigned to it.




Figure 5: Metacomputer: Arch32_4.

2.3.2 Communication Cost

The second metric is the **Communication Cost**, i.e. the cost a processor p_i will incur for communicating, sending and receiving, the necessary information in order to perform the parallel computation. As Figure 8 shows, each partition can distinguish between three types of vertices:

1. Interior (local) vertices, those being adjacent only with local vertices,
2. Local interface vertices, those being adjacent both with local and non-local vertices, and
3. External interface nodes, those vertices that belong to other partitions but are coupled with vertices that are assigned to the local partition.

As a matter of fact, we do not need to worry about vertices that fall under category 1., as they do not account for any communication. On the other hand, vertices that belong to category 2. will need to be sent to the corresponding neighboring processors, and vertices belonging to category 3. will need to be received from their hosting processor/partition. Again we would like to emphasize the fact that we are talking about a vertex being sent to neighboring partitions, and not to neighboring vertices as the edgecut model would erroneously do. More complex data structures need to be maintained in order to achieve this, but thus we ensure the validity of the model. The cost that a processor p_i will incur for communicating any information relevant to a vertex v assigned to it, is the cost to send any information plus the cost to receive any information:

$$CommCost_{p_i}^v = \sum_{P(w), w \in adj(v)} e^*(p_i, P(w)) \times c(v) + \sum_{w \in adj(v)} e^*(p_i, P(w)) \times c(w),$$

where $adj(v)$ indicates the vertices adjacent to vertex v . To find the total time a processor p_i will spend on performing communication, we sum over all its assigned portion of the vertices V_i of the computational graph:

$$CommCost_{p_i}^{V_i} =$$




Figure 6: Metacomputer: Arch 32_5.



Figure 7: 1D Array Processor Graph.

$$\sum_{v \in V_i} \left(\sum_{P(w), w \in adj(v)} e^*(p_i, P(w)) \times c(v) \right) + \sum_{v \in V_i} \left(\sum_{w \in adj(v)} e^*(p_i, P(w)) \times c(w) \right).$$

In the above equation, please note that no communication links are double counted. For example look at Figure 9 and more specifically at vertex u_2 . u_2 will be sent to P_1 as it is connected to v_2 . Therefore it will not be sent again due to its connectivity with v_3 . Similarly vertex v_1 will be received by processor P_0 once for the connection with u_1 . Therefore, it will not be received again due to its connection to vertex u_2 .

2.3.3 Processor Elapse Time

For every processor p_i , its elapse time (**ElTime**) is the time it spends on computations plus the time it spends on communications. Therefore, by using the above definitions, the elapse time of processor p_i is given by:

$$ElapseTime_{p_i}^{V_i} = CompCost_{p_i}^{V_i} + CommCost_{p_i}^{V_i}$$




Figure 8: A view of a partition's vertices.

2.3.4 Processor Overall Elapse Time

By summing up the elapse times of all individual processors, we have an estimate of the overall time (**SumElTime**) that all processors will be occupied.

$$TotalElapseTime = \sum_{p_i} ElapseTime_{p_i}^{V_i}$$

2.3.5 Application Elapse Time

The actual run time of the parallel application (**MaxElTime**) will be determined by that processor that needs the most time to complete. Therefore, no matter how good the quality of a partitioning is, its overall performance is driven by its "worst" partition.

$$ElapseTime = \max_{p_i} \{ ElapseTime_{p_i}^{V_i} \}$$

3 Graph Partition Algorithm

There are a variety of approaches that can be applied here. They are all based on extending the multilevel paradigm of **METIS** [17] to account for the heterogeneity of the architecture infrastructure.

In particular, the classical coarsening/initial partitioning/refinement stages are augmented so that they take into account the different communication costs and computational capabilities. We try to solve the problem by decoupling the computational from the communication requirements. During the initial partitioning phase we compute a partitioning that balances the overall computation. The multilevel paradigm is used and during the last phase, which is the refinement phase, we balance the partitions based on the computational capabilities of the underlying architecture algorithm.

However, communication is still not addressed. After the multilevel partitioning algorithm has




Figure 9: Communication Volume.

completed, we augment the algorithm with an additional refinement step. During this new refinement phase a different metric is optimized so that the communication volume is minimized. Therefore at this stage, vertices are moved among partitions and the objective function taken into consideration is the volume of communication incurred. A general overview of the approach is shown in Figure 10.




Figure 10: Our two-phase approach.

The drawback of the above algorithm is that it is not easily scalable. Indeed as we move to a larger number of partitions the potential refinement moves between processors can get very costly to determine. A variation of this algorithm can be implemented. While refinement moves are performed among partitions, these moves are restricted so that no new communication links are created, between partitions/processors that were not connected through the initial partition. Therefore we also minimize the communications overhead. In this fashion we have kept a sparse form of the communication matrix and this does not limit our algorithms from scaling to larger number of processors.

A different approach we are considering is changing the objective function of the refinement stage. Given a partitioning of the computational graph we can estimate the execution time of the parallel application, see Section 2.3. Therefore, it would make more sense to perform vertex refinement moves so that the maximum time is minimized (and therefore the overall time of the application), and individual processor elapse times are balanced.

Again a variation of this algorithm can be implemented so that the moves during the refinement phase, are considered and performed in a sparse fashion, while the objective function of the application elapse time is used.

4 Experimental Results

We evaluated the performance of our algorithms using a wide variety of graphs and architecture topologies. The description and characteristics of the computation graphs are presented in Table 1. The size of these graphs ranged from 14K to 1.1M vertices.

	Name	# Vertices	# Edges	Description
1	144	144,649	1,074,393	Graph corresponding to a 3D FEM mesh of a parafoil
2	auto	448,695	3,314,611	Graph corresponding to a 3D FEM mesh of GM's Saturn
3	brack2	62,631	366,559	Graph corresponding to a 3D FEM mesh of a bracket
4	cylinder93	45,594	1,786,725	Graph of a 3D stiffness matrix
5	f16	1,124,648	7,625,318	Graph corresponding to a 3D FEM mesh of an F16 wing
6	f22	428,748	3,055,361	Graph corresponding to a 3D FEM mesh of an F22 wing
7	finan512	74,752	261,120	Graph of a stochastic programming matrix for financial portofolio optimization
8	inpro1	46,949	1,117,809	Graph corresponding to a 3D stiffness matrix
9	m6n	94,493	666,569	Graph corresponding to a 3D FEM mesh of an M6 wing

Table 1: Characteristics of the test data sets.

The architecture graphs we used were presented in Section 2.2. In particular, we used architectures Arch32_1 as in Figure 2, Arch32_2 as in Figure 3, Arch32_3 as in Figure 4, and finally Arch32_5 as in Figure 6. In order to explore full heterogeneity of our architecture model, the weights on the computational nodes, as well as the weights on the communication links were arbitrary.

In the rest of this section we compare the results for all of our four proposed algorithms. Labels *VolNS*, *Vols*, *EiTNS*, *EITS*, correspond to our partitioning algorithms as described in Section 3. Wherever used, *Initial* corresponds to the graph partitioning algorithm that only takes into consideration the computational capabilities of the underlying architecture. We use these names so that

the following figures will be easily readable.

4.1 Quality of the Results

For each one of our computation graphs and architectures mentioned above we have assessed five different qualities. These are shown respectively in graphs (a), (b), (c), (d), and (e) of Figure 11, Figure 12, Figure 13, and Figure 14 and discussed below.

4.1.1 Elapse Time Balance Assessment

We define the elapse time imbalance of a p -way partitioning P as

$$ElapseTime(Im)balance(P) = \frac{ElapseTime}{TotalElapseTime/p} = \frac{\max_{p_i}\{ElapseTime_{p_i}^{V_i}\}}{(\sum_{p_i} ElapseTime_{p_i}^{V_i})/p},$$

which is the ratio of the time the application will need to complete over the average run time of all involved processors.

Looking at the results in part (a) of the figures we can see that we are able to improve the balance of the resulting partitionings by performing a refinement strategy after the initial partition is computed that only takes into account the computational capabilities.

4.1.2 Elapse Time Assessment

As we have discussed earlier the overall quality of a partitioning depends on the quality of the worst partition, i.e. the partition/processor that will need the most time to complete. Therefore, for each one of our experiments we computed the estimated Application Elapse Time, as defined in Section 2.3.5. This time varies a lot, depending on the size and connectivity of the computational graph. Thus, in parts (b) of our figures we present the relative time compared to that of our *Initial* partitioning.


From these figures we can easily see that our algorithms produce partitions of higher quality. Since the ratio is always smaller than one, the applications that use these new partitioning algorithms will run faster. We can also see that our algorithms that perform refinement using the elapse time objective function perform better than the ones that use the communication volume objective function.

4.1.3 Processor Overall Elapse Time Assessment


One more measure that we have evaluated is the processor overall elapse time, as it was defined in Section 2.3.4. Again we present the relative ratio between the refinement algorithms and our *Initial* partitioning algorithm. As we see in figures (c), of all the 36 experiments presented for each one of our algorithms, only very few, produced partitions of higher processor overall elapse time, i.e. very few times did we cross above the 1 ratio line. However, even in these few cases, the reason we allowed this to occur, was in order to minimize the application elapse time only. Indeed, if we look at Figure 11(c), we see that for our sixth dataset, the third algorithm produced slightly higher processor overall times. At the same time though, the same algorithm was able to reduce the application time by 40% as we see in Figure 11(b).

4.1.4 Edgecut .vs. Volume Assessment

In figures (d) and (e) we present the relative partition edgecut and volume compared to the one of the *Initial* algorithm. As we can see in figures (d), for most of our experiments the edgecut of our partitions is higher compared to the initial one. On the other hand though we can see that eventhough the edgecut is higher, the actual communication volume, as shown in figures (e), is lower. This is a proof towards the argument that eventhough the edgecut gives an indication of the communication volume, it is by no means an accurate measure of it. Indeed, by looking at figures (d) we would have been misled as to say the our algorithms would have higher communication needs. But when the actual communication volumes are estimated, we see in (e) that the actual communication is decreased.




(a)



(b)


(c)




(d)

(e)


Figure 11: Characteristics of the induced 32-way partitioning for Arch32_1.



(a)




(b)




(d)

(e)


Figure 12: Characteristics of the induced 32-way partitioning for Arch32_2.



(a)




(b)




(d)

(e)

Figure 13: Characteristics of the induced 32-way partitioning for Arch32_3.




(a)



(b)

(c)



(d)

(e)

Figure 14: Characteristics of the induced 32-way partitioning for Arch32_5.

4.2 Comparison between sparse and non-sparse algorithms

In this section we are showing the qualitative differences between the sparse and the non-sparse refinement approaches. As noted earlier, one of the main contributions of this work is that it also proposes sparse algorithms that are more scalable compared to the non-sparse refinement ones. Of course there lies a question regarding how much we have sacrificed in quality in order to achieve this scalability.

In Figure 15 we want to compare the sparse volume refinement algorithm with its non-sparse counterpart, and the sparse elapse time refinement algorithm with the non-sparse one. To achieve this comparison we have taken the ratio of the application elapse times of the sparse algorithms, over the application elapse times of the non-sparse ones. We have a total of 72 comparisons. We can see that in only 5 of the cases, did the sparse scalable algorithms produce worse results. In the other 67 cases, the qualities were comparable, and therefore we did not see any degradation.




Figure 15: Comparison of the sparse and non sparse approaches.

5 Conclusions

The field of heterogeneous graph partitioning is a very new field and there is a lot of room for improvement. However the approaches described above represent a scalable solution that merits further investigation and development. We were able to produce partitions of high quality that can correctly model architecture characteristics and address the requirements of upcoming technologies.

References

- [1] Stephen T. Barnard. Pmrsb: Parallel multilevel recursive spectral bisection. In *Supercomputing 1995*, 1995.
- [2] Stephen T. Barnard and Horst Simon. A parallel implementation of multilevel recursive spectral bisection for application to adaptive unstructured meshes. In *Proceedings of the seventh SIAM conference on Parallel Processing for Scientific Computing*, pages 627–632, 1995.
- [3] T. Bui and C. Jones. A heuristic for reducing fill in sparse matrix factorization. In *6th SIAM Conf. Parallel Processing for Scientific Computing*, pages 445–452, 1993.
- [4] Steve J. Chapin, Dimitrios Katramatos, John Karpovich, and Andrew S. Grimshaw. The Legion resource management system. In Dror G. Feitelson and Larry Rudolph, editors, *Job Scheduling Strategies for Parallel Processing*, pages 162–178. Springer Verlag, 1999.
- [5] Pedro Diniz, Steve Plimpton, Bruce Hendrickson, and Robert Leland. Parallel algorithms for dynamically partitioning unstructured grids. In *Proceedings of the seventh SIAM conference on Parallel Processing for Scientific Computing*, pages 615–620, 1995.
- [6] Jamal Faik, Luis G. Gervasio, Joseph E. Flaherty, Jin Chang, James D. Teresco, Erik G. Boman, and Karen D. Devine. A model for resource-aware load balancing on heterogeneous clusters. Technical Report CS-03-03, Williams College Department of Computer Science, 2003. Submitted to HCW, IPDPS ’04.
- [7] C. M. Fiduccia and R. M. Mattheyses. A linear time heuristic for improving network partitions. In *In Proc. 19th IEEE Design Automation Conference*, pages 175–181, 1982.
- [8] Message Passing Interface Forum. MPI: A message-passing interface standard. Technical Report UT-CS-94-230, 1994.
- [9] I. Foster and C. Kesselman. Globus: A metacomputing infrastructure toolkit. *The International Journal of Supercomputer Applications and High Performance Computing*, 11(2):115–128, Summer 1997.
- [10] John R. Gilbert, Gary L. Miller, and Shang-Hua Teng. Geometric mesh partitioning: Implementation and experiments. In *Proceedings of International Parallel Processing Symposium*, 1995.
- [11] Todd Goehring and Yousef Saad. Heuristic algorithms for automatic graph partitioning. Technical report, Department of Computer Science, University of Minnesota, Minneapolis, 1994.
- [12] M. T. Heath and Padma Raghavan. A Cartesian parallel nested dissection algorithm. *SIAM Journal of Matrix Analysis and Applications*, 16(1):235–253, 1995.

- [13] Bruce Hendrickson. Graph partitioning and parallel solvers: Has the emperor no clothes? (extended abstract). In *Workshop on Parallel Algorithms for Irregularly Structured Problems*, pages 218–225, 1998.
- [14] Bruce Hendrickson and Robert Leland. An improved spectral graph partitioning algorithm for mapping parallel computations. Technical Report SAND92-1460, Sandia National Laboratories, 1992.
- [15] Bruce Hendrickson and Robert Leland. A multilevel algorithm for partitioning graphs. Technical Report SAND93-1301, Sandia National Laboratories, 1993.
- [16] Sili Huang, Eric E. Aubanel, and Virendrakumar C. Bhavsar. Mesh partitioners for computational grids: A comparison. In Vipin Kumar, Marina L. Gavrilova, Chih Jeng Kenneth Tan, and Pierre L'Ecuyer, editors, *ICCSA (3)*, volume 2669 of *Lecture Notes in Computer Science*, pages 60–68. Springer, 2003.
- [17] George Karypis and Vipin Kumar. METIS 4.0: Unstructured graph partitioning and sparse matrix ordering system. Technical report, Department of Computer Science, University of Minnesota, 1998. Available on the WWW at URL <http://www.cs.umn.edu/~metis>.
- [18] George Karypis and Vipin Kumar. Multilevel k -way partitioning scheme for irregular graphs. *Journal of Parallel and Distributed Computing*, 48(1):96–129, 1998. Also available on WWW at URL <http://www.cs.umn.edu/~karypis>.
- [19] George Karypis and Vipin Kumar. A fast and highly quality multilevel scheme for partitioning irregular graphs. *SIAM Journal on Scientific Computing*, 20(1), 1999. Also available on WWW at URL <http://www.cs.umn.edu/~karypis>. A short version appears in Intl. Conf. on Parallel Processing 1995.
- [20] Kirk Schloegel, George Karypis, and Vipin Kumar. Graph partitioning for high performance scientific simulations. In J. Dongarra et al., editor, *CRPC Parallel Computing Handbook*. Morgan Kaufmann, 2000.
- [21] Rupak Biswas Shailendra Kumar, Sajal K. Das. Graph partitioning for parallel applications in heterogeneous grid environments. In *Proceedings of the 2002 International Parallel and Distributed Processing Symposium*, 2002.
- [22] C. Walshaw and M. Cross. Multilevel Mesh Partitioning for Heterogeneous Communication Networks. *Future Generation Comput. Syst.*, 17(5):601–623, 2001. (originally published as Univ. Greenwich Tech. Rep. 00/IM/57).
- [23] Chris Walshaw and Mark Cross. Parallel optimisation algorithms for multilevel mesh partitioning. *Parallel Computing*, 26(12):1635–1660, 2000.
- [24] Renaud Wanschoor and Eric Aubanel. Partitioning and mapping of mesh-based applications onto computational grids. In *GRID '04: Proceedings of the Fifth IEEE/ACM International Workshop on Grid Computing (GRID'04)*, pages 156–162, Washington, DC, USA, 2004. IEEE Computer Society.